Abstract-A novel operating scheme has been proposed for 2-bit/cell split gate SONOS. For a certain design of split gate structure, source-side Injection (SSI) is usually used for programming and band-to-band hot hole injection (BTBHHI) is used for erase. In this paper, programming achieved by forward-bias assisted electron injection(FBEI), erase method achieved by suitable forward-bias assisted hole injection (FBHHI) were proposed. A lower voltage operation and high speed operation has been achieved. These schemes are mainly useful for the 2-bit operation with good electron/hole mismatch and better endurance, data retention, comparing to conventional operation scheme, e.g., SSI or BTBHHI etc.
Introduction
In charge-trapping devices, such as SONOS memory, 2-bit per cell operation is the basic requirement of flash memory. For the split gate cell structure [1] , in most cases the cell is programmed by channel hot electron (CHE) or source-side injection (SSI), while erase is achieved by band-to-band hot hole injection (BTBHHI). Based on a forward-bias assisted electron injection (FBEI) scheme that we developed in [2] , a low voltage, high speed program, and excellent data retention could be achieved. On the other hand, two bits operation has the inherent disadvantages in the mismatch of electrons and holes, which induced the reliability issues [1] . In lieu of the charge pumping technique [3] [4] , the monitoring of the charge injection as well as the oxide traps can be handled, which facilitate the handling of the mismatch issues.
In this paper, new operation schemes for program/erase, applicable for 2 bit/cell operation in a split gate SONOS cell, has been demonstrated. It is achieved by the so called back-bias assisted electrons and/or holes. The performance can be monitored by a unique CP technique. The verification of the cell performance and the endurance has been demonstrated.
Device Preparation
The dual-bit split-gate n channel SONOS with ONO thickness (60/90/90) (A o ), W= 0.2(m), L CG = 0.18(m), L WG = 0.13 and 0.10 (m), as shown in Fig. 1(a) and the n-channel planar SONOS with ONO thickness (50/60/50), W/L= 0.7/0.5(m), (for comparison purpose), in Fig. 1(b) , were fabricated using 0.13 m technology.
Results and Discussion

A. Operation Schemes and Properties of Spilt Gate SONOS
Two modes of pulse operation are shown in Fig. 2 , in which (a) shows the unit-pulse mode for conventional operation scheme, e.g., SSI or BTBHHI etc., and (b) shows a multi-cycle pulse mode. A novel operation concept used the multi-cycle pulse series and suitable forward-bias, Fig. 2(b) , to enhance the efficiency of program/erase. Based on this idea, Fig. 3(a) is used for the programming, while Fig. 3(b) is used for the erase. In Fig. 3(a) , FBEI program, source is floating, during emitting phase T 1 , the drain/bulk was forward biased and electrons were injected into the bulk. Subsequently, at T 2 , the junction was reverse biased which will cause the previously injected electrons in the bulk to be accelerated across the depletion region and injected into the gate oxide. FBHHI erase is shown in Fig. 3 (b) where substrate is grounded, while gate and drain biases used multi-cycle pulse with variable T 1 and T 2 . Erase speed decays, for the pulses in Fig. 3(a) , due to the trapping holes at the bottom oxide which leads to a decreasing FN field. The different emitting time T 2 can compensate the degradation of erase speed. The program speed of SSI and FBEI are compared in Fig. 4 , in which the new scheme, FBEI, achieves a faster programming speed. The most noticeable result is that the erase speed was greatly increased when the low voltage of V D was set at -2V. We understand that the larger V high of drain voltage causes more serious band bending which generates lots of band-to-band tunneling hot hole [5] . In Fig. 6 , the drain current was ~3A in phase T 1 , but the current was only ~10 nA even though V D was swept to 6V. Generally, we can easily create a lot of hot holes by using a slight forward-bias, even if the V high is too low. By using forward-bias on p-n+ junction, we will be able to avoid the junction leakage and breakdown. The result in Fig. 7 exhibits the stable value of leakage current and threshold voltage at V D = -2V, even up to a thousand seconds .
B. The Monitoring of Stored Charges and Oxide Traps
Figures 8(a) shows the charge-pumping current measurements to identify the trapping charges and oxide traps with the source side floating in a planar SONOS, Fig. 1(b) . The curves in I CP plot, Fig. 8(a) , shows the existence of injected holes(I CP,h ), injected electrons (I CP,e ), and oxide traps(I CP,Nit ). The area in the shaded region represents the stored charges. Then, the equations in Table  1 can be used to calculate the charges after the cycling, Eq. (3). The values of A/A 0 can be used as a monitor of electrons, holes, and the oxide traps, which can be used as a monitor of the mismatch between electrons and holes. Table 2 is a combination of different program/erase schemes and the applied biases. Fig. 9(a) show that using FBHHI erase can decrease the rate of oxide degradation and the efficiency of using FBEI/FBHHI combination is much better, comparing to conventional SSI/BTBHHI scheme.
C. Verification of 2 bit/cell operation in Split Gate SONOS
The second-bit effect has also been validated in our split gate SONOS ( Fig. 1(a) cell), as shown in Fig.10 . Here, from the 45 degree relationship of the new FBEI, it was found that the coupling between the 2 bits was less pronounced in the new FBEI programming scheme. Fig. 11 and Fig. 12 show the endurance characteristics of FBEI/FBHHI (new scheme) and SSI/FBHHI(old scheme). We found that the window closure of SSI/FBHHI is more serious. Furthermore, the comparisons between various operating conditions are listed in Table 3 . The multi-cycle pulse schemes kept a superior operation efficiency.
In summary, new operation schemes are demonstrated for a split gate SONOS cell. This new scheme used the same strategy of back-bias assisted electron injection (for program) and hole injection (for erase). Also, it is well suited for two-bit operation. Several salient features of the new scheme include: (1) lower voltage and high speed operation, (2) better mismatch of electrons and holes for 2-bit operation, (3) better endurance as a result of a better control of the charge injections, and (4) expected good retention for reasons of good mismatch. By using a negative bias at the drain, VD= -2V, a higher drain current current can be obtained. The multi-cycle method improved the erasing efficiency, while it reduces high voltage stress time.
Fig. 7
The leakage current and the Vth shift were not affected by the r accumulated forward bias time. Fig. 8 (b) changes after P/E cycles.
Table 2
The basic operation conditions of conventional SONOS with various program/erase schemes. 
Fig. 11
The programming speed of first bit and second bit by FBEI and SSI. The second bit transient was degraded using SSI, because the electrons of bit-1 increased the potential peak along the channel. Fig. 11 Endurance characteristics of twobit-cell application, using FBEI programming and FBHHI erasing (new).
Fig. 12
Endurance characteristics of two-bit-cell application, using SSI programming and FBHHI erasing (old). Ho et al., Apl, 97, 183508, 2010. [2] S. S. Chung et al., in IEDM Tech. Dig., pp. 457-460 , 2007 [3] T. P. Ma et al., in IEEE IEDM, pp. 93-96,1999 [4] 
